

FIG. 1: DLL and NCDL mechanism in DDR memory controller






FIG. 2: CENTER ALIGNMENT OF DOS SIGNAL AND DATA SIGNAL



HARDWARE FOR SIGNAL DELAYING USING ANUMERICALLY CONTROLLED DELAY LINE F16.3






FIG. 5: METHOD FOR OPTIMIZING THE SCHMOO RUNTIME ALGORITHM BY DETERMINING AN INCREMENT STEP VALUE.

